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Abstract
High-kAl2O3withmetallic oxide thickness of about 3 nmon n-typeGaAs substrate has been
deposited by the atomic layer deposition (ALD) technique. Thus, it has been formed theAu-Ti/Al2O3/
n-GaAsMIS structures. It has been seen that theMIS structure exhibits excellent capacitance-voltage
(C–V) and current-voltage (I–V) properties at 300 K. The saturation current of the forward bias and
reverse bias I–V characteristics was the same value. An ideality factor value of 1.10 has been obtained
from the forward bias I–V characteristics. TheC–V characteristics of the structure have shown almost
no hysteresis from+3 V to−10 Vwith frequency as a parameter. The reverse biasC–V curves have
exhibited a behavior without frequency dispersion and almost hysteresis at each frequency from
10 kHz to 1000 kHz.
1. Introduction
Metal/oxide (insulator)/semiconductor field effect transistor (MOSFET) systems are important conventional
devices in integrated circuit technology.MOS transistors are also increasingly used in analog applications such as
switched capacitor circuits, analog-to-digital converters and filters [1–9]. Asmentioned byWu and colleagues
[10], the integrated circuit fabrication based onMOSFET relies on thermally grown amorphous SiO2 as a gate
dielectric, and a stable Si:SiO2 interface offersmany importantmaterials and electrical properties such as the
excellent electrical insulation and interfacial bonding properties. However, in order to avoid severe short
channel effects, the gate dielectric thicknessmust also be reduced to the point that leakage current becomes
unacceptable. Therefore, the SiO2must be replacedwith other gate dielectrics [10–24], that is, the reduction of
gate dimensions requires decreasing oxide thickness to prevent the short channel effect and therefore the
undesirable gate leakage current is substantial and increases exponentially with decreasing thickness. This calls
for other dielectrics withmuch higher dielectric constants, that is, the high-κmetallic gate oxides which allow
maintenance of the gate oxide capacitance needed for reducing short channel effects [10–24].Wu and colleagues
have reported [10] that the atomic layer deposition (ALD)method is themostwidely used technique in spite of
the fact that othermethods have also led to attractive results, and that the ALDhas improved the interface quality
and reduced the defects density in high-κfilms. Furthermore, Deposition of the SiO2 ontoGaAs substrate creates
a high density of interface states. These facts practically prevent implementation ofMOS capacitor withGaAs
substrate [1].
We have prepared theMIS (metal/insulator/semiconductor) Au/Ti/Al2O3/n-GaAs/In. TheAl2O3metal
oxide layer on theGaAs substrate was formed byALDmethod, and the film thickness of the Al2O3 layer was
about 3 nm.As stated by Pan et al [12], the complementarymetal oxide semiconductor (MOS) devices require
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whywe take such a thickness. Thickness of conventional SiO2 less than 20 Å is inevitable to excessive leakage
current due to the occurrence of direct tunneling. Therefore, silicon dioxide has to be substituted by a high
dielectric constantmaterial, which provides a physically thicker film for the same electrically equivalent oxide
thickness [12]. Au(50 nm)/Ti(10 nm) Schottky contacts have been fabricated onAl2O3/n-GaAs structure using
magnetron dc sputter technique. Au thinfilms aremore often used as a top layer to protect othermetallic layers.
Al2O3 is an attractive candidate for the high-κmaterial; it has a dielectric constant of 8.6 and awide bandgap of
about 6.6 eV (for the amorphous oxide typical of ALD-grown layers). Titanium is commonly used as a standard
gatemetal in the fabrication ofGaAsfield effect transistors (FET) andMESFET since it has good adhesion and is
stable against inter-diffusion and compound formation and has good electrical properties at room temperature
and elevated temperatures [23, 24].
Moreover, themethod used to form the oxide layer in theMOS systems affects device performance and
stability and plays an important role in integrated circuits. Furthermore, It has been examined that high-κ
metallic gate oxides such as Al2O3, Nd2O3, Gd2O3 andHfO2 become the potentialmaterials and high dielectric
permittivity to replace silicon dioxide SiO2 [9–12], andALD technique can be preferred to the other techniques
for the deposition ofmetallic gate oxideAl2O3,Nd2O3 andGd2O3 due to its unparalleled uniformity and precise
thickness control technique. Pan et al [12] have reported that TiN/Nd2O3/p-Si/AlMOS capacitors withfilm
thickness of about 6.5 nmgrown by reactive rf sputtering exhibit excellent electrical properties such as high
electric breakdownfield and beingwithout frequency dispersion and almost hysteresis in capacitance–voltage
(C–V) curves after annealing at 700 °C treatment. Raeissi et al [13] have investigated electron capture for
insulator/silicon interface states for high-κ dielectrics of Gd2O3 grown on siliconwafers bymolecular beam
epitaxy (MBE) andALD, and forHfO2 prepared by reactive sputtering bymeasuring the frequency dependence
ofMOS capacitance. Kundu et al [14] have fabricatedGaAs-basedMOSdevices with TiO2 layer having three
different thicknesses of 33, 54 and 71 nmof TiO2 by the sol–gel technique and they have shown that theC–V
characteristics have strongly depended on applied voltage and the interfacial layer thickness and frequency in the
frequency range 10 kHz–1MHz [14].
Long et al [16, 17] reported theC–Vmeasurements of Pd/Al2O3/GaNMOS capacitors with the Al2O3 layer
of approximately 8 nmbyALD, over a temperature range of 77–500 K. They [16, 17] have estimated the
interface state density of thewide band gapGaN semiconductor by the limitations of the conductancemethod in
this temperature range, and have described the role of the pyroelectric effect in the interpretation of higher
temperature capacitance–voltage data, becauseGaN-based devices are intended for high temperature
applications. Saghrouni et al [20, 21] have described the effect of post-deposition annealing on the physical and
electrical characteristics of Co/Au/Dy2O3/p-GaAs devicewithDy2O3 thickness of 10 nmby electron beam
deposition (EBD) under ultra-vacuum. They [20] have found that the annealed device exhibited excellent
electrical properties such as small density of interface state and low leakage current, and have studied the ac
impedance properties of the structures in awide frequency range at different bias voltage, and have attributed
this phenomenon to a rather crystallizedDy2O3 structure and to the reduction of the defects at the oxide/GaAs
interface.
It has been stated in the above studies thatmetal oxides are readily formed by atomic layer deposition. The
ALDprocess forHfO2 using tetraethylmethylamido hafnium as themetal precursor has resulted in an interfacial
layer between the oxide and the semiconductor, in contrast to Al2O3 deposition byALDon surfaces such as
GaAs and InGaAs. The initial stages of the Al2O3 deposition process by ALDhave often been reported to result in
the decomposition of native oxides formed on the semiconductor surface, with trimethylaluminium (TMA) as
themetal source [17]. Furthermore, Dy2O3, likemost rare earth oxides, is not usually stoichiometric and often
contains significant concentrations of oxygen vacancies which can contribute to leakage current. Thus, it is
important to evidence the effects of the native oxide and the different defects such as oxygen vacancies and grain
boundaries on the electrical and dielectrical properties ofMIS orMOS structures [20, 21]. The opto-electrical
characteristics ofMIS structures are controlledmainly by its interface properties [1–7, 25–30]. As is well-known,
theC–V plot or admittance value differs significantly from that expected for an idealMIS diode, and thus the
performance of themetal oxide/GaAs-based electronic and optical devices is reduced [1–7, 25–30]. Therefore,
studies on interface properties are essential in the understanding of the electrical properties of theMIS
structures, and are especially of technological importance for developingGaAs-based devices [25–30].
2. Experimental details
Au/Ti/Al2O3/n-GaAsMIS structures were fabricated using n-type single crystals GaAswafer with (100) surface
orientation, having thickness of 300 μm, 6.8 × 1015 cm−3 carrier concentration (ND) and 1.2Ω cm resistivity
(given by themanufacturer). Before the SBDs fabrication process, the experimental procedure was carried out
first as a cleaning procedure, that is: sonicated for twominutes in acetone and twominutes in prophanol,
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respectively; then, rinsed inDIwater of resistivity of 18MΩ cm for an extended time and dried underN2flow.
After surface cleaning of n-GaAs, high purity (99.999%), Inwith a thickness of about 2000Ǻwas coated for
ohmic contact at a base pressure about 10−6 Torr. Lowohmic contact ton-GaAswas obtained by annealing at
385 °C for threeminutes under dry nitrogen flow. TheALDof Al2O3 thinfilmswas carried out inCambridge
Nanotech Savannah 100 reactor. TheAl2O3 depositionwas performed at 200 °C using trimethylaluminum
(TMA) (Al precursor), andwater (oxygen precursor), for a total of 30 cycles. Standard photolithography
techniquewas used for pattern fabrication onGaAs. AnAl2O3 interface layer is formed byALDmethod andAu
(90 nm)/Ti(10 nm) Schottky contacts aremade usingmagnetron dc sputter technique. Finally the photoresist
was removed bywashingwithDIwater and thenwithN2. The I(V) andC(V,f)−G(V,f) characteristics of the
device weremeasured using aKeithley 487 picoammeter/voltage source and anHP 4192 ALF impedance
analyzer, respectively, at room temperature in dark.
3. Results and discussion
Figure 1 shows the experimental forward and reverse biasC–V characteristics for theMISAu/Ti/Al2O3/n-GaAs
structure at different frequencies and 300 K. Asmentioned above, the thickness of the interfacial layer Al2O3was
about 3 nm. For anMIS diodewith n-type semiconductor, the curve has an accumulation region of electrons
and therefore a high differential capacitance of semiconductor in series with the capacitance of the insulator at
positive voltage at the right side. As a result, the total capacitance at the accumulation region is close to the
capacitance of the insulator [25–30]. As the positive voltage is reduced sufficiently, a depletion capacitance
forms near the semiconductor surface, and the total capacitance decreases because the depletion region acts as a
dielectric in series with the interfacial insulator layer [25–30]. As can be seen from figure 1, the hysteresis
behaviorwith a very narrowwindowwas observed for theMISC–V curves at all frequencies. It can be said that
the sample has a negligibly thin interfacial-layer thickness. Another possible reason for this behavior ismobile
charges in the oxide layer. This relatively smaller hysteresis phenomenon can be ascribed to the trapped charges
at defect sites to be passivized due to the Al2O3 layer, and to the reduction of interface traps at Al2O3 layer and
GaAs interface [3, 25–30].
The characterıstics parameters of the ideal Schottky diodes can be calculated using the thermionic emission
(TE) current expression. The I–V equation by the forward bias TE theory is given as follows [28–31]
Figure 1.Experimental forward and reverse biasC–V characteristics for theMOS (metal/oxide layer/semiconductor) Au/Ti/Al2O3/n-
GaAs structure at different frequencies and 300 K.
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is the saturation current density,Φb0 and n are the effective barrier height (BH) at zero bias and ideality factor
calculated from the intercept and slope of the linear portion of the semi-log forward bias ln I–V characteristics,
respectively,A* is the effective Richardson constant of 8.16 A (cm2 K2)−1 for n-typeGaAs,A is the diode area.Rs
is the series resistance of the neutral region of the semiconductor substrate between the depletion region and
ohmic contact. IRs and (V–IRs) are the voltage drop across the series resistance and the depletion region,
respectively. The series resistance value of theAu/Ti/Al2O3/n-GaAsMIS diodewas calculated as 11.30Ω from
the data of downward curvature region of the forward bias I–V characteristics usingCheung’s functions [31].










The value of n indicates the deviation from ideal forward bias characteristics for Schottky diodes. The high
values of n can be attributed to effects of the bias voltage drop across the interfacial layer and, therefore, of the
bias voltage dependence of the barrier height [32–46].
Figure 2 shows the semi-log reverse and forward I–V curves of the Au/Ti/Al2O3/n-GaAsMIS diode at 300 K.
The experimental values of the BH and ideality factor from the intercept and slope of the linear portion of the
forward-bias lnI versusV plot have been calculated as 1.10 and 0.76 eV for 300 K, respectively. The intercepts or
the saturation currents atV= 0 volts for the reverse bias and forward bias branch correspond to 1.49 × 10−9 A
and 1.42 × 10−9 A. These values say that the device shows an excellent rectification or diode behavior. The
saturation current values give a value of about 0.76 eV using equation (2). The ideality factor value of 1.10 says
that the current flow across the device is dominated by the thermionic emission over the BHbecause the Al2O3
interfacial layer is very thin. Asmentioned by Zussman [33], the sputter process relative to the evaporation
process can improve the properties of diode due to a process of cleaninig of the surface of the substrate taking
place during the sputter deposition as a result of the chemical reactivity of the plasma tail and high energy of the
sputtered atoms.
Goksu et al [34] used theGaAs semiconductor substrate with the same carrier concentration
(7.43 × 1015 cm−3) and fabricated for Ti/n-GaAs diodes without the interfacial layer prepared bymagnetron dc
sputtering and obtained a BH value of 0.90 eVwith an ideality factor 1.02 for this diode at 300 K.Myburg et al
Figure 2.Experimental I–V characteristics for Au/Ti/Al2O3/n-GaAs structure at 300 K.
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[35] have fabricated Ti/n-GaAs Schottky diodes using n-GaAs epilayer layer with a free carrier concentration (Si
doped) of 1 × 1016 cm−3 grown on n+-GaAs semiconductor substrate by organometallic vapor phase epitaxy,
and they [35] have reported a BHvalue of about 0.83 eVwith an ideality factor of 1.03 for this diode at 300 K.Dio
et al [36] havemeasured forward and reverse bias I–V characteristics of Au/Ti/n-GaAs diodes prepared by ion
beam sputtering at different sputtering voltages and currents and they [36] have reported BH values from0.79 to
0.83 eV and ideality factor from1.03 to1.10 for these diodes at 300 K. Ayyildiz andTurut [37] have given a BH
value of about 0.64 eVwith an ideality factor of 1.08 from forward bias I–V characteristics (300 K) of Ti/n-GaAs
diodes prepared by evaporation of Ti. Cola et al [38] have reported BH values from0.828 to 0.854 eV and ideality
factor values from1.01 to1.08 (300 K) from forward bias I–V characteristics of Au/Ti/n-GaAs diodes prepared
by ion beam sputtering at different sputtering voltages and currents. As can be seen, the value of 0.76 eVwe have
found for the Au/Ti/Al2O3/n-GaAsMIS diode prepared bymagnetron dc sputtering differs from the results in
the literature given above. The reason for difference can be due to the presence of the Al2O3 layer at the Au/Ti
and n-GaAs interface. Therefore, it can be said that theAl2O3 layer can be used to realize the barrier height
modification in the Schottky diodes.
Let us now consider theMIS structure with the interfacial layer for the I–V characteristics. Kundu et al [14]
have found ideality factor values of 1.10, 1.13 and 1.15 for n-GaNbasedMOS structures with TiO2 thicknesses of
33, 54 and 71 nmprepared by the sol–gel technique, respectively, for which theirMOS structures [14] have given
the non-saturated reverse bias I–V curves. Reddy et al [22] have reported that the BHvalues of theAu/ BaTiO3/
n-GaN structure with values of 0.87 eV (I–V) and 1.02 eV (C–V) increases comparedwith those of theAu/n-
GaNMS structurewith 0.73 eV (I–V) and 0.96 eV (C–V). They [22] have formedBaTiO3 thin films of about
60 nm thick on the surface of the cleaned n-GaN substrates by spin coating.
Figure 3 shows the experimental forward (0.0 V to 3.2 V) and reverse bias (0.0 V to−10 V)C–V
characteristics for theAu/Ti/Al2O3/n-GaAsMIS structure at different frequencies and 300 K. As can be seen
fromfigure 3, the capacitance curve saturates in the high forward bias voltage. These saturation regions are
known as the accumulation region giving the capacitance of the interfacial layer (Al2O3)Cox and thus its
thickness. The value ofCox determined from the accumulation region infigure 3 decreases with increasing
frequency. This value is 17 000 pF at 50 kHz and 1350 pF at 1000 kHz. The values ofCox for each frequency are







where ε in and d are the permittivity of interfacial layer and its thickness, respectively, ε0 is the permittivity of free
space andA is the area of diode. A value of 4.11 nm for the thickness of the interfacial layer Al2O3was obtained
usingCox value at 50 kHz in equation (4). This value is in close agreementwith theAl2O3 layer thickness of
n
Figure 3.Experimental forward and reverse biasC–V characteristics for the Au/Ti/Al2O3/n-GaAs structure at different frequencies
and 300 K.
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3.0 nm formed on theGaAswafer by ALDmethod. Asmentioned above, the decrease in the capacitance value
with increasing frequency at a given bias voltage in the plots can be attributed to the decrease of the dielectric
constant value of the interfacial layer Al2O3with increasing frequency.However, this is attributed to the fact that
the interface state charges cannot follow the ac signal at sufficiently high frequencies, or increase in the
capacitancewith decreasing frequency is ascribed to the contribution of the interface charges in the interface
states [25–30, 40–62]. The decrease in capacitance value can be also due to the series resistance of the Al2O3 layer
plus the neutral region of the semiconductor substrate. The series resistance of the neutral region of the
semiconductor substrate between the depletion region and the back contact is the real part of the impedance. A
thicker interfacial layermay cause larger series resistance. The series resistance value at each frequency can be
large enough to affect the device capacitance. It can cause a serious error in the extraction of the interfacial
properties, that is, the series resistance completelymasks interface trap loss, and especially the equivalent parallel
conductance ismuchmore sensitive to the series resistance than capacitance. Thus, it can be said that the
correction for the series resistance is particularly important in conductancemeasurements. Furthermore, the
values of dielectric loss tangent and ac conductivity strongly depend on applied voltage and the thickness of the
interfacial oxide layer [1–3, 14–23].
Moreover, the low value of dielectric constant could be due to the formation of the native oxides related to
Ga andAs during devices fabrication processes. In addition, the diffusion ofGa andAs atoms into the high-κ can
exacerbate the interface quality between the high-κ dielectric andGaAs [9, 12, 20–22]. The dielectric constant













whereC0 is capacitance of an empty capacitor, d is the thickness of interfacial layer Al2O3. The dielectric constant
value of the Al2O3 layer was obtained using theCox value from the accumulation region at each frequency in
equation (5). The dielectric constant decreases with increase in frequency, as can be seen in table 1.
Again, as can be seen from figure 3, the capacitance of the device is independent of themeasurement
frequency under the reverse bias (0.0 V to−10 V), that is, there is almost no frequency dispersion in the reverse
bias. Figure 4 shows the phase angle versus bias voltage curves for the device at different frequencies at the room
temperature. The phase angle is always 90° from−10 V to 0.0 V in the reverse bias branch, and it suddenly
decreases at 0.0 V and then approaches 0° from0.0 V to 4.0 V in the forward branch. The case clearly indicates
that the diode behavesmore capacitively at the reverse bias region rather than the forward bias region [51].
Figure 5 shows the impedancemodulus (Z) versus bias voltage curves for the device at different frequencies at
room temperature. It has been observed that the impedancemodulus depends on frequency and bias at the
reverse biaswhile it is frequency-independent and strongly bias-dependent for the forward bias, that is, the
impedancemodulus decreases with increasing frequency at a given reverse bias, and decreases with increasing
bias independently of frequency by coinciding (overlap) with each other from about 0.6 V to 4.0 V at the forward
bias. Figure 6 shows the conductance (G) versus bias voltage curves for the device at different frequencies at
room temperature. The conductance is frequency-dependent and bias-dependent for the reverse bias while it is
frequency-independent and strongly bias-dependent at the forward bias, that is, the conductance increases with
decreasing frequency at a given reverse bias, and increases with increasing bias as independent of frequency by
coincidingwith each other from about 0.0 V to 4.0 V for the forward bias. The impedancemodulus and
conductance values at 0.0 V and−10 V are given in table 1 for different frequencies. It can be clearly seen from
values at 0.0 V and−10 V in table 1 how the impedancemodulus and conductance values change depending on
frequency and bias voltage. This behavior indicates that the device has the same series resistance value at a given
forward bias voltage for all frequencies, as can be seen in table 1, thus the conductance data confirm the
impedancemodulus data in the forward and reverse bias regime. The series resistance expression of theMIS
devices is given by [3]
Table 1.Experimental values from the reverse and forward bias characteristics for the Au/Ti/Al2O3/n-GaAs
MIS structure at different frequencies and 300 K.
0.0 Volts −10Volts
f (kHz) Cox (pF) εin Rs (Ω) G (F s
−1) Z (Ω) G (F s−1) Z (Ω)
50 17 000 7.97 4.99 1.0 × 10−6 10 101.00 1.0 × 10−7 32 362.46
100 11 000 4.70 5.00 2.2 × 10−6 4972.65 2.0 × 10−7 16 638.94
200 7200 3.38 4.99 5.1 × 10−6 2554.28 3.0 × 10−7 8143.32
500 3800 1.78 4.99 1.5 × 10−5 1031.57 1.3 × 10−7 3306.88
1000 1350 0.64 4.99 3.2 × 10−5 518.94 3.6 × 10−7 1667.78
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whereGm andCm are the experimental conductance and capacitance values from the strong accumulation
region for each frequency. The series resistance of the device is obtained usingGm andCmvalues given in table 1
in equation (6). As can be seen in table 1, the series resistance value of the device for each frequency
approximately equals 5Ω.
InC–Vmeasurements, the charges at the interface states cannot follow the ac signal at very high frequencies
[40–62], and the equivalent circuit of device will be just the interfacial layer and depletion (the space charge
region) capacitance in series. At very high frequency, the total capacitance,C, per area unit ofMIS diode is a
Figure 4.Experimental forward and reverse bias phase-voltage characteristics for the Au/Ti/Al2O3/n-GaAs structure at different
frequencies and 300 K.
Figure 5.Experimental forward and reverse bias impedancemodulus-voltage characteristics for the Au/Ti/Al2O3/n-GaAs structure at
different frequencies and 300 K.
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series combination of the depletion capacitance of the semiconductorCD and the capacitance of the interfacial






Cox is the capacitance of the interfacial layer and corresponds to themaximum capacitance of theMIS diode, and
CD depends on the bias voltage. It has been stated above that theC–V curve has an accumulation region at
positive voltage at the right sidewhich gives the capacitance of the insulator [27–30], as can be seen fromfigures 1
or 3. A depletion capacitance forms near the semiconductor surface from the positive voltage to negative, or as
the positive voltage is reduced sufficiently, and the total capacitance decreases because the depletion region acts
in series with the interfacial insulator layer [27–30]. Thus, in this case, it can be said that the negative voltage
region in figures 1 and 3 corresponds to the deep depletion condition [3, 27–30]; the depletion capacitanceCD

















whereVn is the potential difference between the Fermi level and the conduction bandminimum in the neutral
region of n-type semiconductor, Φ − =V V( )CVb0 n D0 is the diffusion potential at the zero bias,Nd is the doping
concentration of the n-type semiconductor, εs is the permittivity of the semiconductor, q is the electronic charge
andA is the diode area. Figure 7 shows the experimental reverse biasC−2–V characteristics for the Au/Ti/Al2O3/
n-GaAs structure at various frequencies and 300 K. As can be seen from equation (7), theC−2 versusV plot is a














The values ofV0 = 1.86 V,Vn = 0.083 V, Φ  = 1.92 VCVb0 andNd = 1.61 × 10
16 cm−3 were obtained from the
experimental reverse biasC−2–V plot. As can be seen from the obtained barrier height values, there is an
appreciable difference between the barrier height values obtained I–V andC–V characteristics. That is, the
barrier height value from I–V characteristics ismuch lower than that from theC–V characteristics. Likewise, the
experimental carrier concentration value ofNd = 1.61 × 10
16 cm−3 fromC–V characteristics is significantly
higher than the value of 7.43 × 1015 cm−3 given for the n-GaAs used this study. The barrier height and carrier
concentration change in theMS contacts with the interfacial layer depends on the position of the Fermi level and
interface-state density. The change in positive or negative interface chargewill affect the depletion layer of the
Figure 6.Experimental forward and reverse bias conductance-voltage characteristics for the Au/Ti/Al2O3/n-GaAs structure at
different frequencies and 300 K.
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semiconductor, and therefore the Fermi-level position. In the absence of the interface states, the negative charge
on themetal surfacemust be equal to the positive space charge due to the neutrality condition. The increase in
the barrier height and carrier concentration is evidence for the presence of the negative interface charge, and
thus for the positive space charge increase due to the neutrality condition [30, 55, 56].
4. Conclusion
It has been seen that theMIS structure with a high-κ the Al2O3 gate dielectric that we have grown by the ALDon
the n-GaAs substrate exhibits excellent electrical properties, that is, the structure has shown almost no hysteresis
over thewhole bias region and no frequency dispersion in the reverse biasC–V curves for all frequencies. This
film appears to be a very promising high-κ gate dielectric with very thin film of about 3 nm for future ultra-large
scale integration devices.
Acknowledgments
Thisworkwas performed in part at theUNAM-Institute ofMaterials Science andNanotechnologywhich is
supported by the State PlanningOrganization of Turkey through theNationalNanotechnology ResearchCenter
Project. Themeasurements weremade at Department of Physics, Faculty of Sciences andArts, Bingöl
University, Turkey.
References
[1] Colinge CP andColinge CA 2002Physics of Semiconductor Devices (Dordrecht: Kluwer)
[2] Dimitrijev S 2012Prenciples of Semiconductor Devices (Oxford: OxfordUniversity press)
[3] Nicollian EHandBrews J R 1982MOS (Metal Oxide Semiconductor) Physics andTechnology Bell Laboratories,MurrayHill (New
York:Wiley)
[4] Oh S-K, ShinH-S, LiM, LeeH, LeeG-Wand LeeH-D 2014 Japan. J. Appl. Phys. 53 08NE05
[5] PakmaO, SerinN, Serin T andAltındalŞ 2008 J. Appl. Phys. 104 014501
[6] Caldıran Z,Deniz AR, Coskun FM,Aydogan S, Yesildag A and Ekinci D 2014 J. Alloys Compd. 584 652–7
[7] Ozdemir A F, Aydin SG, AldemirDA andGursoy S S 2011 Synth.Met. 161 692–7
[8] Kaya A, Zeyrek S, San S E andAltındalŞ 2014Chin. Phys.B 23 018506
[9] MönchW2005Appl. Phys. Lett. 86 122101
[10] WuM,Alivov Y I andMorkocH2008 J.Mater. Sci.,Mater. Electron. 19 915–51
[11] Ye PD et al 2003 IEEE ElectronDevice Lett. 24 209
[12] Pan T-M, Lee J-D, ShuW-H andChenT-T 2006Appl. Phys. Lett. 89 232908
[13] Raeissi B, Piscator J, EngströmO,Hall S, BuiuO, LemmeMC,GottlobHDB,Hurley PK, Cherkaoui K andOstenH J 2008 Solid-State
Electron. 52 1274–9
[14] Kundu S, Roy SK andBanerji P 2011 J. Phys. D: Appl. Phys. 44 155104
[15] KınacıB,Cetin S S, Bengi A andOzcelik S 2012Mater. Sci. Semicond. Process. 15 531–5
Figure 7.Experimental reverse biasC−2–V characteristics for the Au/Ti/Al2O3/n-GaAs structure at different frequencies and 300 K.
9
Mater. Res. Express 2 (2015) 046301 ATurut et al
[16] Long RD,Hazeghi A,GunjiM,Nishi Y andMcIntyre PC 2012Appl. Phys. Lett. 101 241606
[17] Long RDandMcIntyre PC 2012Materials 5 1297–335
[18] BiokiHA 2013Eur. Phys. J. Appl. Phys. 62 20201
[19] Gupta RK andYakuphanoglu F 2013Microelectron. Eng. 105 13–7
[20] SaghrouniH, Jomni S, BelgacemW,HamdaouiN andBeji L 2014PhysicaB 444 58–64
[21] SaghrouniH, Jomni S, BelgacemW, ElghoulN andBeji L 2015Mater. Sci. Semicond. Process. 29 307–14
[22] ReddyVR,ManjunathV, JanardhanamV,Kil Y-H andChoiC-J 2014 J. Electron.Mater. 43 3499
[23] Cherif A, Jomni S, BelgacemW, ElghoulN, Khirouni K andBeji L 2015Mater. Sci. Semicond. Process. 29 143–9
[24] Aksoy S andCaglar Y 2014 J. Alloys Compd. 613 330–7
[25] Mir F A, Rehman S,Mir TA, AsokanK andKhan SH2014Appl. Phys.A 116 1017–23
[26] Selcuk AB,Ocak SB, Aras FG andOrhanEO2014 J. Electron.Mater. 43 3263–9
[27] SaglamM,Türüt A,Nuhoglu Ç, EfeogluH, Kılıçoglu T and EbeogluMA1997Appl. Phys.A 65 33–7
[28] Sze SM1981Physics of Semiconductor Devices 2nd edn (NewYork:Wiley)
[29] NeamenDA1992 Semiconductor Physics andDevices (Boston: Irwin)
[30] Rhoderick EHandWilliams RH1988Metal-Semiconductor Contacts 2nd edn (Oxford: Clarendon)
[31] Cheung SK andCheungNW1986Appl. Phys. Lett. 49 85
[32] Karataş Ş, AltındalŞ andÇakarM2005PhysicaB 357 386–97
[33] ZussmanA1986 J. Appl. Phys. 59 3894–900
[34] Goksu T, YıldırımN,KorkutH,Ozdemir A F, Turut A andKokce A 2010Microelectron. Eng. 87 1781–4
[35] MyburgG, Auret FD,MeyerWE, LouwCWand van StadenM J 1998Thin Solid Films 325 181–6
[36] DioMD,ColaA, LupoMGandVasanelli L 1995 Solid-State Electron. 38 1923–8
[37] Ayyildiz E andTurut A 1999 Solid-State Electron. 43 521–7
[38] Cola A, LupoMG,Vasanelli L andValentini A 1992 J. Appl. Phys. 71 4966–70
[39] MönchW2008Appl. Phys. Lett. 93 172118
[40] Turut A, SağlamM, EfeoğluH, YalcinN, YildirimMandAbay B 1995PhysicaB 205 41–50
[41] Bestas AN, Yazıcı S, Aktas F andAbay B 2014Appl. Surf. Sci. 318 280–4
[42] Guzeldir B, SağlamM,Ates A andTurut A 2015 J. Alloys Compd. 627 200–5
[43] DoğanH and Elagöz S 2014PhysicaE 63 186–92
[44] TombakA,Ocak Y S, GenişelMF andKilicoglu T 2014Mater. Sci. Semicond. Process 28 98–102
[45] DoğanH, YıldırımN,Orak İ, Elagöz S andTurut A 2015PhysicaB 457 48–53
[46] Rhoderick EH1970 J. Phys. D: Appl. Phys. 3 1153
[47] Chattopadhyay P andRaychaudhri B 1993 Solid-State Electron. 36 605–10
[48] AteşA,Güzeldir B and SağlamM2011Mater. Sci. Semicond. Process. 14 28–36
[49] Fonash S J 1983 J. Appl. Phys. 54 1966
[50] Aydogan S, SaglamMandTurut A 2012Microelectron. Reliab. 52 1362–6
[51] KimCH, YaghmazadehO, TondelierD, Jeong YB, Bonnassieux Y andHorowitzG 2011 J. Appl. Phys. 109 083710
[52] KorucuD,Duman S andTurut A 2015Mater. Sci. Semicond. Process. 30 393–9
[53] Sellai A,MamorMandAl-Harthi S 2007 Surf. Rev. Lett. 14 765–8
[54] TuğluoğluN, Yüksel Ö F, Karadeniz S andŞafakH 2013Mater. Sci. Semicond. Process. 16 786–91
[55] BiberM andTurut A 2002 J. Electron.Mater. 31 1362
[56] MönchW1995 Semiconductor Surfaces and Interfaces 2nd edn (Berlin: Springer) pp 75–84 364 and 382–387
[57] GulluO, CankayaM, BibeMandTurut A 2008 J. Phys.: Condens.Matter 20 215210
[58] Gunduz B, Yahia I S andYakuphanoglu F 2012Microelectron. Eng. 98 41–57
[59] Ozdemir A, GokA andTurut A 2007Thin Slid Films 515 7253–8
[60] Duman S,Ozcelik F S, Gurbulak B, KorucuD, Baris O andTurgutG 2014Mater. Sci. Semicond. Process. 28 20–5
[61] Asar Y S, Asar T, Altındal S andOzcelik S 2015 J. Alloys Compd. 628 442
[62] CakıcıT, SaglamMandGüzeldir B 2015Mater. Sci. Eng.B 193 61
10
Mater. Res. Express 2 (2015) 046301 ATurut et al
